

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Koichi HANAFUSA et al.  
Application No.: NEW APPLICATION  
Filed: July 22, 2003  
For: **AMPLIFIER CIRCUIT AND POWER SUPPLY PROVIDED  
THEREWITH**

---

INFORMATION DISCLOSURE STATEMENT  
(SUBMISSION CONCURRENT WITH THE  
FILING OF A NEW PATENT APPLICATION)

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

July 22, 2003

Sir:

Pursuant to 37 C.F.R. §§ 1.97 and 1.98, applicant(s) hereby submit(s) an Information Disclosure Statement for consideration by the Examiner.

I. LIST OF PATENTS, PUBLICATIONS OR OTHER INFORMATION

The patents, publications, or other information submitted for consideration by the Office are listed on PTO-1449, attached hereto.

II. COPIES

☒ Submitted herewith is a legible copy of (i) each U.S. and foreign patent; (ii) each publication or that portion which caused it to be listed; and (iii) all other information or that portion which caused it to be listed.

☐ This application is a National Phase of a PCT application. Some or all of the documents listed on the PTO-1449 are not enclosed because they were cited in the International Search Report and copies should be forwarded from the International Search Authority. If copies are needed, please contact the undersigned.

III. CONCISE EXPLANATION OF THE RELEVANCE  
(check at least one box)

a. ☐ **DOCUMENTS IN THE ENGLISH LANGUAGE**

The attached patents, publications, or other information in the English language do not require a statement of relevancy.

b. ☐ **DOCUMENTS NOT IN THE ENGLISH LANGUAGE**

A concise explanation of the relevance of all patents, publications, or other information listed that is not in the English language is as follows:

c. ☒ **OTHER**

For the Examiner's convenience, we attach hereto U.S. Patent No. 5,859,757, which is the corresponding U.S. equivalent of Japanese Publication for Unexamined Patent Application No. 111722/1998. Submission of the English language equivalent(s) is deemed to satisfy the requirement for a concise explanation of relevancy.

For the article "Designing of Practical Analog Electronic Circuits", see attached statement of relevancy and partial English translation enclosed herewith.

FEES

This Information Disclosure Statement is being filed concurrently with the filing of a new patent application; therefore, no fee is required.

If The Examiner has any questions concerning this IDS, he/she is requested to contact the undersigned. If it is determined that this IDS has been filed under the wrong rule, the PTO is requested to consider this IDS under the proper rule and charge the appropriate fee to Deposit Account No. 08-0750.


New U.S. Application  
Docket No. 12480-000017/US

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment or credit any overpayment to Deposit Account No. 08-0750 for any additional fees required under 37 C.F.R. § 1.16 or under § 1.17; particularly, extension of time fees.

Respectfully submitted,

HARNESS, DICKEY & PIERCE, P.L.C

By:

  
Donald J. Daley, Reg. No. 34,313  
P.O. Box 8910  
Reston, Virginia 20195  
(703) 668-8000

DJD:me

Enclosures: ☒ Form PTO-1449(s)  
☒ Documents  
☐ Fee

Form PTO-1449  <b>INFORMATION DISCLOSURE CITATION IN AN APPLICATION</b>  (Use several sheets if necessary)			ATTY DOCKET NO. 12480-000017/US		APPLICATION NO. <b>NEW APPLICATION</b>	
			APPLICANT Koichi HANAFUSA, Takao KANZAKI		CONF. NO. Unknown	
			FILING DATE July 22, 2003		GROUP Unknown	
<b>U.S. PATENT DOCUMENTS</b>						
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
	5,859,757	1/12/1999	Hanafusa et al.			
<b>FOREIGN PATENT DOCUMENTS</b>						
	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES NO
<b>OTHER DOCUMENTS</b> (Include Name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.						
		KAZUO WATANABE, "Designing of Practical Analog Electronic Circuits", Sougou-Denshi Shuppansha, June 22, 1996, pages 109 - 112.				
EXAMINER			DATE CONSIDERED			
EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.						